




DECLARATION

I, Makoto Yanagawa, of YANAGAWA PATENT AGENCY, Saito-Bldg. 202, 35-11, Tsuruya-cho, 3-chome, Kanagawa-ku, Yokohama-shi, 221-0835 JAPAN, understand both English and Japanese, and am the translator of the English document attached, and do hereby declare and state that the attached English document contains an accurate translation of the official certified copy of Japanese Patent Application No. 2002/350846 and that all statements made herein are true to the best of my knowledge.

Declared in Yokohama-shi, Japan

Date: 08/6/2007


Makoto Yanagawa



PATENT OFFICE
JAPANESE GOVERNMENT

This is to certify that the annexed is a true copy of the following application as filed with this office.

Date of Application:	December 3, 2002
Application Number:	Patent Application 2002-350846
[ST.10/C]:	[JP2002-350846]
Applicant(s):	NEC Corporation

September 12, 2003
Commissioner,
Patent Office YASUO IMAI

Certified Number 2003-3075331



- 1 -

【NAME OF DOCUMENT】 PATENT APPLICATION

【DOCKET NO.】 35001183

【ADDRESS】 COMMISSIONER, PATENT OFFICE

【INTERNATIONAL CLASS】 G06F 11/10

5 【INVENTOR】

【ADDRESS OR RESIDENCE】 c/o NEC Corporation,
7-1, Shiba 5-chome, Minato-ku, Tokyo

【NAME】 TOSHIHIKO OKAMURA

【INVENTOR】

10 【ADDRESS OR RESIDENCE】 c/o NEC Corporation,
7-1, Shiba 5-chome, Minato-ku, Tokyo

【NAME】 HIROAKI ANADA

【APPLICANT】

【IDENTIFICATION NUMBER】 000004237

15 【NAME】 NEC Corporation

【ATTORNEY】

【IDENTIFICATION NUMBER】 100079005

【PATENT ATTORNEY】

【NAME】 KATSUMI UDAKA

20 【INDICATION OF FEES】

【DEPOSIT REGISTER NUMBER】 009265

【PAID AMOUNT】 21000

【LIST OF SUBMITTED ARTICLES】

【NAME OF ARTICLE】 SPECIFICATION 1

25 【NAME OF ARTICLE】 DRAWING 1

【NAME OF ARTICLE】 ABSTRACT 1

【GENERAL POWER OF ATTORNEY NUMBER】 9715827

【NECESSITY OF PROOF】

YES

【NAME OF DOCUMENT】 SPECIFICATION

【TITLE OF THE INVENTION】 ERROR CORRECTING CODE DECODING DEVICE

【CLAIM FOR PATENT】

【CLAIM 1】

5 An error correcting code decoding device based on
Message-Passing decoding on a Low-Density Parity-Check Code,
comprising:

 a plurality of memory means for storing a received value
and a message generated during said decoding;

10 a plurality of variable node function means in said
decoding;

 a plurality of check node function means in said
decoding;

 a plurality of address generation means for generating
15 an address of said memory means; and

 a plurality of shuffle network means for determining
a connection between said variable node function means and
said check node function means;

 wherein said address generation means generates said
20 address on the basis of a plurality of permutations and each
of said shuffle network means being connected to some of said
variable node function means, said connection being
determined on the basis of a plurality of permutations, a
change of said permutations in said address generation means
25 and a change of said permutations in said shuffle network
means being performed in the same cycle in a decoding process.

【CLAIM 2】

The error correcting code decoding device according to claim 1,

wherein said address generation means singly generates an address for all of said memory means; and

5 wherein said shuffle network means is singly connected to all of said variable node function means.

【CLAIM 3】

The error correcting code decoding device according to claim 1 or 2,

10 wherein said memory means stores said message with a sum thereof.

【CLAIM 4】

The error correcting code decoding device according to any one of claims 1 to 3,

15 wherein said address generation means is provided as a counter.

【CLAIM 5】

The error correcting code decoding device according to any one of claims 1 to 4,

20 wherein a permutation by said shuffle network means is determined on the basis of a Galois field calculation.

【CLAIM 6】

The error correcting code decoding device according to any one of claims 1 to 5,

25 wherein said decoding corrects a message of an output from said check node function means by multiplying it by a coefficient less than 1 on the basis of the min-sum algorithm.

【CLAIM 7】

The error correcting code decoding device according to any one of claims 1 to 6,

wherein in said decoding, said check node function means
5 holds the minimum value of the absolute value of an input message and an index thereof, and the second minimum value of the input message and information whether the input message is positive or negative on the basis of the min-sum algorithm.

【CLAIM 8】

10 The error correcting code decoding device according to any one of claims 1 to 7,

wherein decoding on a different code is dealt with by changing only said address generation means.

【CLAIM 9】

15 The error correcting code decoding device according to any one of claims 1 to 8,

wherein decoding on a non-uniform Low-Density Parity-Check Code is implemented by providing a function to always send a message that the output has a codeword bit with
20 an extremely high probability of 0 to a set of said variable node function means corresponding to one of said address generation means and said shuffle network means.

【CLAIM 10】

A program to cause a computer to perform decoding on
25 the basis of Message-Passing decoding on a Low-Density Parity-Check Code, wherein said program causes said computer to function as:

a plurality of variable node function means in said decoding;

a plurality of check node function means in said decoding;

5 address generation means for generating addresses of a plurality of memory means that store a received value and a message generated during said decoding, on the basis of a plurality permutations; and

shuffle network means for determining a connection
10 between variable node function means and check node function means on the basis of a permutation changed in the same cycle as that of said address generation means.

【CLAIM 11】

The program according to claim 10,
15 wherein said memory means stores said message with a sum thereof.

【CLAIM 12】

The program according to claim 10 or 11,
wherein said program determines a permutation in said
20 shuffle network means on the basis of a Galois field calculation.

【CLAIM 13】

The program according to any one of claims 10 to 12,
wherein said decoding corrects a message of an output
25 from said check node function means by multiplying it by a coefficient less than 1 on the basis of the min-sum algorithm.

【CLAIM 14】

The program according to any one of claims 10 to 13,
wherein in said decoding, said check node function means
holds the minimum value of the absolute value of an input
message and an index thereof, and the second minimum value
5 of the input message and information whether the input message
is positive or negative on the basis of the min-sum algorithm.

【CLAIM 15】

The program according to any one of claims 10 to 14,
wherein decoding on a different code is dealt with by
10 changing only the function of said address generation means.

【CLAIM 16】

The program according to any one of claims 10 to 15,
wherein decoding on a non-uniform Low-Density
Parity-Check Code is implemented by providing a function to
15 always send a message that the output has a codeword bit with
an extremely high probability of 0 to a set of said variable
node function means corresponding to one of said address
generation means and said shuffle network means.

【CLAIM 17】

20 An error correcting code decoding method on the basis
of Message-Passing decoding on a Low-Density Parity-Check
Code, comprising the steps of:

generating an address of a memory storing a received
value and a message generated during said decoding on the
25 basis of a plurality of permutations;

connecting a plurality of variable node function in
said decoding and a plurality of check node function in said

decoding on the basis of a permutation changed in the same cycle as that of said address generation.

【CLAIM 18】

The correcting code decoding method according to claim
5 17,

wherein said memory stores a message with a sum thereof.

【CLAIM 19】

The error correcting code decoding method according to claim 17 or 18,

10 wherein a connection between a variable node function and a check node function is determined on the basis of a Galois field calculation.

【CLAIM 20】

The error correcting code decoding method according to any one of claims 17 to 19,

wherein said decoding corrects a message of an output from said check node function by multiplying it by a coefficient less than 1 on the basis of the min-sum algorithm.

【CLAIM 21】

20 The error correcting code decoding method according to any one of claims 17 to 20,

wherein in said decoding, said check node function holds the minimum value of the absolute value of an input message and an index thereof, and the second minimum value of the
25 input message and information whether the input message is positive or negative on the basis of the min-sum algorithm.

【CLAIM 22】

The error correcting code decoding method according to any one of claims 17 to 21,

wherein decoding on a different code is dealt with by changing address generation in memory.

5 **【DETAILED DESCRIPTION OF THE INVENTION】**

【0001】

【TECHNICAL FIELD OF THE INVENTION】

 The present invention relates to processes of error correcting coding and decoding and more particularly to a
10 decoding device for a Low-Density Parity-Check Code (hereinafter referred to as LDPC code).

【0002】

【PRIOR ART】

 The error correcting code is a technique for reducing
15 noise effects during data transmission by such processing as coding or decoding. Coding is a process of adding redundancy to data to be transmitted. The coded data is called a codeword. A codeword sent into a communication channel is affected by noise, resulting in such an error as having
20 some bits reversed when the codeword is received. Decoding is a process of recovering data from such an error-ridden received word by using redundancy.

【0003】

 A LDPC code is an error correcting code proposed in
25 1960s. The LDPC code had not drawn attention until late 1990s, when a relation between the LDPC code and the Turbo code was pointed out. (For example, see Non-Patent Document 1)

【0004】

【NON-PATENT DOCUMENT 1】

D.J.C. Macky and R.M. Neal, "Good error correcting codes based on very sparse matrices," IEEE Transactions on
5 Information Theory 45 pp.399-431, 1999

【0005】

For an error correcting code, a decoding process, which is typically an estimation process, is more complicated than a coding process. Particularly, in order to provide maximum
10 likelihood decoding or a decoding performance near to that on a code of high error-correction performance with a long code length, a decoding process needs to take on extremely high complexity.

【0006】

15 A LDPC code features a parity check matrix with an extreme number of 0s. This feature enables relatively effective high-performance decoding method, which is called Message-Passing decoding (hereinafter referred to as MP decoding).

20 【0007】

Now, MP decoding on a LDPC code will be described. For simplicity, it is assumed that a code is a binary, and a modulation system is BPSK, in which a soft decision value of +1 for bit 0 of a codeword or -1 for bit 1 in the case
25 of no error would be a received value.

【0008】

MP decoding on a LDPC code will be described by using

a bipartite graph, which is called Tanner graph corresponding to a parity check matrix. FIG. 14 shows examples of parity check matrix H and its corresponding Tanner graph G , respectively.

5 **【0009】**

Nodes on Tanner graph G are classified into two types; variable nodes and check nodes. A variable node corresponds to a column of matrix H , i.e., codeword bit, while a check node corresponds to a row of matrix H . By connecting between
10 nodes on Tanner graph G whose cross point on matrix H is filled with 1 by an edge, a graph for the matrix H is made, which is called Tanner graph corresponding to matrix H .

【0010】

Decoding method on a LDPC code is performed by repeatedly
15 updating a quantity called "message" assigned to an edge of a graph on a node. A message has two types; a message from a check node to a variable node and a message from a variable node to a check node. Each type of message corresponds to reliability information on a codeword bit calculated at a
20 node.

【0011】

A number of methods are known for an algorithm at a variable node and a check node.

【0012】

25 One of the methods with the most efficient decoding feature is sum-product algorithm. A method called the min-sum algorithm with relatively low complexity is described

here.

【0013】

It is assumed that a received value of a codeword bit corresponding to a certain variable node is r , and a message
5 from a check node to this variable node is $c(1), (2), \dots, c(d_v)$ (d_v is a number of edges coming out from the variable node). The variable node sends out $v(1)$, which is expressed in [expression 1], to a check node at the other end of an edge corresponding to $c(1)$.

10 [expression 1] $v(1) \leftarrow r + c(2) + \dots + c(d_v)$
 $v(i)$ ($i=2, \dots, d$) is also obtained as a sum of r and $c(j)$ ($j \neq i$).

【0014】

When it is assumed that a message to a certain check
15 node is $v(1), \dots, v(d_c)$ (d_c is a number of edges coming out from the check node), the check node sends out $c(1)$, which is expressed in [expression 2], to a variable node at the other end of an edge corresponding to $v(1)$.

[expression 2] $c(1) \leftarrow \text{sgn}(v(2), \dots, v(d_c)) \cdot$
20 $\min\{|v(2)|, \dots, |v(d_c)|\}$

where $\text{sgn}(v(2), \dots, v(d_c))$ is a value of $v(i)$ ($i=2, \dots, d_c$) multiplied by a positive/negative sign (+1 or -1), $|a|$ is an absolute value of a , and \min is a function for selecting the minimum value.

25 **【0015】**

$c(i)$ ($i=2, \dots, d$) is also obtained by using $v(j)$ ($j \neq i$).

【0016】

A LDPC code has a small number of edges for each node. Thus, [expression 1] and [expression 2] can be processed with low complexity.

5 【0017】

Here we call a processing unit performing [expression 1] and [expression 2] once for all nodes "1 iteration process". MP decoding is accomplished by repeating this 1 iteration process. The number to be repeated is generally around 10
10 to 30.

【0018】

The final decision of 0 and 1 (hard decision) is performed by deciding whether [expression 3] is positive or negative at each codeword bit.

15 [expression 3] $r+c(1)+\dots+c(d_v)$

When a result of the hard decision for each of all the check nodes is obtained, iteration process of MP decoding finishes.

【0019】

20 If the entire graph G can be embodied in a device, the processes are expected to be speedier, which is difficult because a LDPC code is generally used in a long code length (1000-). Therefore, a message is stored in memory, some of the graph G nodes are operated in parallel by sharing a circuit
25 so that complexity and throughput of a device is adjusted.

【0020】

There is a coding scheme design for designing a decoder

that runs partly in parallel at first to follow the above mentioned line and form an appropriate code for the decoder (for example, see Non-Patent Document 2).

【0021】

5 【NON-PATENT DOCUMENT 2】

E. Bautillon, J. Castura, and F.R.Kschischang, "Decoder-First Code Design", the 2nd International Symposium on Turbo Codes and Related Topics, pp.459-462, 2000

【0022】

10 FIG. 15 is a block diagram of decoder disclosed in Non-Patent Document 2.

【0023】

The decoder of FIG. 15 will be described.

【0024】

15 Memory means 1501 holds a received value and a message $c(i)$ of [expression 2]. The decoder of FIG. 15 has a plurality of this memory means.

【0025】

20 Address generation means 1502 generates an address to access memory means 1501, corresponding one-to-one with memory means 1501.

【0026】

25 Variable node function means 1503 is a circuit to process [expression 1], corresponding one-to-one with memory means 1501.

【0027】

Check node function means 1504 is a circuit to process

[expression 2]. The number of inputs and outputs corresponds to the number of edges of a check node in Tanner graph.

【0028】

Shuffle network means 1505 determines the connection
5 between variable node function means 1503 and check node function means 1504.

【0029】

In this decoder, respective variable node function means 1503 corresponds one-to-one with memory means 1501 so
10 that they can operate in parallel without any collision between accesses to memory means 1501.

【0030】

In addition, all the inputs to respective check node functions can be obtained concurrently on this occasion so
15 that check node function means 1505 can also operate in parallel.

【0031】

In this manner, a partially parallel process can be effectively provided with the decoder of FIG. 15.

20 【0032】

【PROBLEM TO BE SOLVED BY THE INVENTION】

However, the decoder of FIG. 15 has not had its configuration optimized, remaining to be simplified further. In optimizing the decoder, care must be taken to avoid
25 degradation of coding performance.

【0033】

Non-Patent Document 2 does not specifically mention

how to give address generation means and shuffle network means.

【0034】

Moreover, in the configuration of FIG. 15, a shuffle network permutes all the output from variable node function
5 means. That can cause a schedule controlling processes to be complicated when a smaller part operates in parallel in order to meet resource on implementation.

【0035】

The present invention is provided to solve the
10 above-mentioned problems with a purpose of providing a parallel decoder which is simpler and more flexible than conventional devices, in decoding device on a LDPC code.

【0036】

【MEANS FOR SOLVING THE PROBLEM】

15 A first invention to accomplish a purpose of the present invention is a decoding device based on Message-Passing decoding on a Low-Density Parity-Check Code, comprising:

a plurality of memory means for storing a received value and a message generated during the decoding;

20 a plurality of variable node function means in the decoding;

a plurality of check node function means in the decoding;

a plurality of address generation means for generating an address of the memory means; and

25 a plurality of shuffle network means for determining a connection between the variable node function means and the check node function means;

wherein the address generation means generates the address on the basis of a plurality of permutations and each of the shuffle network means being connected to some of the variable node function means, the connection being determined
5 on the basis of a plurality of permutations, a change of the permutations in the address generation means and a change of the permutations in the shuffle network means being performed in the same cycle in a decoding process.

【0037】

10 A second invention to accomplish a purpose of the present invention is the first invention,

wherein the address generation means singly generates an address for all of the memory means; and

wherein the shuffle network means is singly connected
15 to all of the variable node function means.

【0038】

A third invention to accomplish a purpose of the present invention is the first or second invention,

wherein the memory means stores the message with a sum
20 thereof.

【0039】

A fourth invention to accomplish a purpose of the present invention is the first, second or third invention,

wherein the address generation means is provided as
25 a counter.

【0040】

A fifth invention to accomplish a purpose of the present

invention is the first, second, third, or fourth invention,
wherein a permutation by the shuffle network means is
determined on the basis of a Galois field calculation.

【0041】

5 A sixth invention to accomplish a purpose of the present
invention is the first, second, third, fourth, or fifth
invention,

wherein the decoding corrects a message of an output
from the check node function means by multiplying it by a
10 coefficient less than 1 on the basis of the min-sum algorithm.

【0042】

A seventh invention to accomplish a purpose of the
present invention is the first, second, third, fourth, fifth,
or sixth invention,

15 wherein in the decoding, the check node function means
holds the minimum value of the absolute value of an input
message and an index thereof, and the second minimum value
of the input message and information whether the input message
is positive or negative on the basis of the min-sum algorithm.

20 【0043】

An eighth invention to accomplish a purpose of the
present invention is the first, second, third, fourth, fifth,
sixth, or seventh invention,

wherein decoding on a different code is dealt with by
25 changing only the address generation means.

【0044】

An ninth invention to accomplish a purpose of the present

invention is the first, second, third, fourth, fifth, sixth, seventh, or eighth invention,

wherein decoding on a non-uniform Low-Density Parity-Check Code is implemented by providing a function to
5 always send a message that the output has a codeword bit with an extremely high probability of 0 to a set of the variable node function means corresponding to one of the address generation means and the shuffle network means.

【0045】

10 A tenth invention to accomplish a purpose of the present invention is a program to cause a computer to perform decoding on the basis of Message-Passing decoding on a Low-Density Parity-Check Code, wherein the program causes the computer to function as:

15 a plurality of variable node function means in the decoding;

a plurality of check node function means in the decoding;

address generation means for generating addresses of
a plurality of memory means that store a received value and
20 a message generated during the decoding, on the basis of a plurality permutations; and

shuffle network means for determining a connection
between variable node function means and check node function
means on the basis of a permutation changed in the same cycle
25 as that of the address generation means.

【0046】

An eleventh invention to accomplish a purpose of the

present invention is the tenth invention,

wherein the memory means stores the message with a sum thereof.

【0047】

5 A twelfth invention to accomplish a purpose of the present invention is the tenth or eleventh invention,

wherein the program determines a permutation in the shuffle network means on the basis of a Galois field calculation.

10 【0048】

A thirteenth invention to accomplish a purpose of the present invention is the tenth, eleventh, or twelfth invention,

wherein the decoding corrects a message of an output
15 from the check node function means by multiplying it by a coefficient less than 1 on the basis of the min-sum algorithm.

【0049】

A fourteenth invention to accomplish a purpose of the present invention is the tenth, eleventh, twelfth, or
20 thirteenth invention,

wherein in the decoding, the check node function means holds the minimum value of the absolute value of an input message and an index thereof, and the second minimum value of the input message and information whether the input message
25 is positive or negative on the basis of the min-sum algorithm.

【0050】

A fifteenth invention to accomplish a purpose of the

present invention is the tenth, eleventh, twelfth, thirteenth, or fourteenth invention,

wherein decoding on a different code is dealt with by changing only the function of the address generation means.

5 **【0051】**

A sixteenth invention to accomplish a purpose of the present invention is the tenth, eleventh, twelfth, thirteenth, fourteenth, or fifteenth invention,

wherein decoding on a non-uniform Low-Density
10 Parity-Check Code is implemented by providing a function to always send a message that the output has a codeword bit with an extremely high probability of 0 to a set of the variable node function means corresponding to one of the address generation means and the shuffle network means.

15 **【0052】**

A seventeenth invention to accomplish a purpose of the present invention is a decoding method on the basis of Message-Passing decoding on a Low-Density Parity-Check Code, comprising the steps of:

20 generating an address of a memory storing a received value and a message generated during the decoding on the basis of a plurality permutations;

connecting a plurality of variable node function in the decoding and a plurality of check node function in the
25 decoding on the basis of a permutation changed in the same cycle as that of the address generation means.

【0053】

An eighteenth invention to accomplish a purpose of the present invention is the seventeenth invention,

wherein the memory stores a message with a sum thereof.

【0054】

5 A nineteenth invention to accomplish a purpose of the present invention is the seventeenth or eighteenth invention,

wherein a connection between a variable node function and a check node function is determined on the basis of a Galois field calculation.

10 【0055】

A twentieth invention to accomplish a purpose of the present invention is the seventeenth, eighteenth, or nineteenth invention,

15 wherein the decoding corrects a message of an output from the check node function by multiplying it by a coefficient less than 1 on the basis of the min-sum algorithm.

【0056】

20 A twenty-first invention to accomplish a purpose of the present invention is the seventeenth, eighteenth, nineteenth, or twentieth invention,

wherein in the decoding, the check node function holds the minimum value of the absolute value of an input message and an index thereof, and the second minimum value of the input message and information whether the input message is positive or negative on the basis of the min-sum algorithm.

25 【0057】

A twenty-second invention to accomplish a purpose of

the present invention is the seventeenth, eighteenth, nineteenth, twentieth, or twenty-first invention,

wherein decoding on a different code is dealt with by changing address generation in memory.

5 **【PREFERRED EMBODIMENTS OF THE INVENTION】**

Now, embodiments of the present invention will be described in detail with reference to drawings.

【0058】

Referring to FIG. 1, the present invention includes
10 memory means 101 for storing a received value and a message required in MP decoding, address generation means 102 for generating an address to access to memory means 101, variable node function means 103 for processing a variable node in MP decoding, check node function means 104 for processing
15 a check node in MP decoding, and shuffle network means 105 for connecting variable node means 103 and check node means 104.

【0059】

These components will be outlined in conjunction with
20 FIG. 1. It is assumed that K and D are integers determined by a decoder, where k is an integer from 1 to K and d is an integer from 1 to D.

【0060】

Memory means 101 is a group of memory cells consisting
25 of DK memory cells from M(1, 1) to M(K, D) corresponding to a set of codeword bits, storing a received value corresponding to a variable node and a message to be an input

to the variable node. When the number of edges and a quantity of a message are large, $M(k, d)$ may be implemented with a plurality of memory cells.

【0061】

5 Address generation means 102 consists of K circuits from $AG(1)$ to $AG(K)$.

【0062】

$AG(k)$ generates an address on the basis of a plurality of permutations with the same threshold, wherein an address
10 is generated for each of D memory cells from $M(k, 1)$ to $M(k, D)$. Each $AG(k)$ cyclically uses a plurality of permutations. $AG(k)$ may be implemented as a circuit generating an address in real time, or may be implemented by using memory (ROM).

【0063】

15 Variable node function means 103 consists of DK circuits from $VN(1, 1)$ to $VN(K, D)$ for processing a variable node in MP decoding. Each $VN(k, d)$ reads a received value and a message from memory means 102, $M(k, d)$, and generates one output to be an input to check node function means. $VN(k, d)$ also
20 has a function of controlling writing into memory means, $M(k, d)$. This function can also be provided by preparing another means.

【0064】

 Check node function means 104 consists of D circuits
25 from $CN(1)$ to $CN(D)$ for processing a check node in MP decoding. It reads a message generated at a plurality of variable node generation means 103, and generates a message to be an input

to each variable node. The generated message is stored in memory means 101.

【0065】

Shuffle network means 105 consists of K circuits from
5 SN(1) to SN(K), which connect variable node function means
103 and check node function means 104. SN(k) connects
respective Input/Output interfaces in one of VN(k,1) to VN(k,
D) and CN(1) to CN(D) one-to-one. Each SN(k) is provided
by using a plurality permutations over a set $\{1, 2, \dots, D\}$.

10 【0066】

Now, an entire operation of the embodiment will be
described in detail with reference to FIGS. 2, 3, 4, and 5.

【0067】

FIG. 2 is a flow chart outlining operations of a decoding
15 device according to the present invention.

【0068】

First, memory means 101 is initialized with a received
value (step 201).

【0069】

20 Next, address generation means 102 and shuffle network
means 105 are set (step 202).

【0070】

Then, a message is updated by operating memory means
101, variable node function means 103 and check node function
25 means 104 under the control of the set address generation
means 102 and shuffle network means 105 (step 203).

【0071】

Determination is made whether 1 iteration process is finished or not in MP decoding (step 204 in FIG. 2).

【0072】

If not finished, the operation returns to step 202,
5 where a message is updated for the next setting of address generation means 102 and shuffle network means 105.

【0073】

If 1 iteration process is finished in step 204, determination is made whether to finish the decoding or not
10 (step 205 in FIG. 2). The determination on whether to finish the decoding or not is performed by determining whether a hard determination result satisfies every check of a parity check matrix or not. The hard determination result may be stored in a memory means 101 or may be stored in further prepared
15 memory means.

【0074】

If it is determined to finish in step 205, decoded result is output and the decoding finishes (step 206 in FIG. 2). If it is not determined to finish, the operation returns to
20 step 201, where the decoding continues keeping the setting of address generation means 102 and shuffle network means 105 as it was when the 1 iteration began.

【0075】

FIGS. 3 and 4 detail a flow of processes of steps 202
25 to 205.

【0076】

FIG. 3 shows a construction of a parity check matrix

for a LDPC code applied to the decoding device of the present invention.

【0077】

Parity check matrix 301 shows a construction of a parity
5 check code where a permutation matrix $R(j, k)$ is arranged
in $J \times K$. A structural formula 302 of block $R(j, k)$ of a
parity check matrix shows that $R(j, k)$ is further expressed
by a Kronecker product of two permutation matrices $Q(j, k)$
and $P(j, k)$. $R(j, k)$ is a matrix defined by being replaced
10 with $P(j, k)$ when an element of $Q(j, k)$ is 1, and replaced
with 0 matrices in the same size as that of $P(j, k)$ when
an element of $Q(j, k)$ is 0.

【0078】

D of FIG. 1 corresponds to the size of $P(j, k)$. When
15 $Q(j, k)$ has size E , $R(j, k)$ would be a permutation matrix
in the size of DE .

【0079】

FIG. 4 is a flow chart detailing a flow of processes
of steps 202 to 205, especially that of step 202, when the
20 number K of address generation means 102 and shuffle network
means 105 is the same as the number of column blocks in check
matrix in FIG. 3 for the parity check matrix in FIG. 3.

【0080】

First, an index j of row block of a parity check matrix
25 is set to initial value ($j=1$) (step 401).

【0081】

Next, address generation means 102 of AG (1) to AG (K)

is set to $Q(j, 1)$ to $Q(j, K)$, and shuffle network means 105 of $SN(1)$ to $SN(K)$ is set to $P(j, 1)$ to $P(j, K)$ (step 402).

【0082】

5 Message updating of step 403 will be detailed later.

【0083】

Next, when j is incremented by 1 and $j=J+1$ is obtained, it is determined that 1 iteration process is finished (steps 404, 405).

10 【0084】

When 1 iteration process is not finished, the operation returns to step 402. If it is finished, determination is made whether to finish or not as in step 205 (step 406).

【0085】

15 If it is not determined to finish, the operation returns to step 401, where a new iteration process begins.

【0086】

FIG. 5 is a chart describing message updating in step 403 in FIG. 4. It is assumed that k takes every integer from 20 1 to K , and d takes every integer from 1 to D hereinafter.

【0087】

It is assumed that permutation matrix $Q(j, k)$ has size E and $Q(j, k)[e]$ represents the location of e 'th row in $Q(j, k)$, which is filled with 1. First, index e of a row in $Q(j, k)$ 25 is initialized ($e=1$) (step 501).

【0088】

Next, address generation means 102, $AG(k)$ generates

$Q(j, k)[e]$ (step 502).

【0089】

Then, variable node function means 103, $VN(k, d)$ reads a received value of an address determined on the basis of $Q(j, k)[e]$ and a message from memory means $M(k, d)$ and generates a message to check node function means 105. It also updates the contents of an address specified at the previous step in $M(k, d)$ by using a message generated at check node function means at the previous step (step 503).

10 【0090】

Messages generated from $VN(k, 1)$ to $VN(k, D)$ are sent to check node function means 105 via shuffle network means $SN(k)$ (step 504).

【0091】

15 $SN(k)$ connects variable node function means and check node function means in the order determined by permutation matrix $P(j, k)$.

【0092】

Check node function means generates a message (step 20 505). Here, $CN(d)$ generates a message for each edge.

【0093】

A message generated by $CN(d)$ is returned to variable node function means on the basis of $SN(k)$ (step 506).

【0094】

25 When "e" is incremented by 1 and $e=E+1$ is obtained, it is determined that a process, in which $AG(k)$ is based on $Q(j, k)$ and $SN(k)$ is based on $P(j, k)$, is finished (steps

507, 508).

【0095】

If it is determined otherwise, the operation returns to step 502, where the process continues. Processes of steps 5 501 to 507 can be pipelined.

【0096】

Now, the second embodiment of the present invention will be detailed with reference to drawings.

【0097】

10 One of the most outstanding features of the present invention is that shuffle network means 105 consists of a plurality of local shuffle networks from SN(1) to SN(K).

【0098】

Address generation means 102 also generates an address 15 to memory means in the same unit as shuffle network means 105 does. Therefore, any parallel degree can be provided on the basis of the unit configured like this. In other words, the parallel degree and the device complexity can be adjusted by appropriately setting the size of K in FIG. 1 irrespective 20 of the number of column blocks in a parity check matrix in FIG. 3.

【0099】

The second embodiment according to the present invention is described particularly in the case of K=1 in 25 FIG. 1. Referring to FIG. 6, the embodiment consists of memory means 601 (M(1), ..., M(D)), address generation means 602 (AG), variable node function means 603 (VN(1), ..., VN(D)),

shuffle network means 604 (SN), and check node function means 605 (CN(1), ..., CN(d)). Address generation means 602 needs to be shared in a single circuit, enabling more number of address patterns to be generated than 102 in FIG. 1 does.

5 Shuffle network means 604 also needs to consist of a single circuit, enabling more number of permutations to be represented than 104 in FIG. 1 does. Check node function means 205 may have simpler configuration because the number of inputs at the same time is smaller than that of 105 in

10 FIG. 1.

【0100】

FIG. 7 is a detailed flow chart of processes when the decoder in FIG. 6 is applied to a LDPC code with a parity check matrix in FIG. 3 (in comparison with FIGS. 5 and 6).

15 In FIG. 7, j denotes a row-wise index of blocks in the parity check matrix in FIG. 3 and k denotes a column-wise index of blocks.

【0101】

"e" represents an index of a row of $Q(j, k)$ in FIG. 3 (size E). First, j is initialized ($j=1$) (step 701). Then, e is initialized ($e=1$) (step 702).

20

【0102】

Next, k is initialized ($k=1$) (step 703). Address generation means 602, AG and shuffle network means 604, SN are set to $Q(j, k)$ and $P(j, k)$, respectively, on the basis of set j and k (step 704).

25

【0103】

Next, address $Q(j, k)[e]$ of $M(1), \dots, M(D)$ is generated in AG (step 705).

【0104】

A message is generated on the basis of information read
5 in VN (d) of variable node function means 603 and at the same time, the contents of $M(d)$ is updated by using a message previously generated in check node function means 605 (step 706).

【0105】

10 A message generated at step 706 is sent to check node function means 605 via SN (step 707).

【0106】

A message is updated in CN(d) of check node function means 605 (step 708). Unlike in the step 505 in FIG. 5, CN(d)
15 does not have all the inputs. Thus, message generation is performed halfway at each step. Then, a message having generated this time from the messages previously generated in CN (d) is sent through SN to variable node function means (step 709). This will be a message for updating $M(d)$ at step
20 706.

【0107】

A column-wise index is updated and determination is made whether column-wise processes are finished or not (steps 710, 711).

25 **【0108】**

If the processes are finished, a message is generated in CN(d) (step 712).

【0109】

An index of $Q(j, k)$ is updated and determination is made whether to update a message or not for the column next to $Q(j, k)$ (steps 713, 714).

5 【0110】

Steps 715, 716, and 717 in FIG. 7 are the same as steps 404, 405, and 406 in FIG. 4.

【0111】

【Examples】

10 Now, operation of the embodiment will be described by using specific examples.

【0112】

A coding method will be described before describing a decoding method. In decoder 801, redundant P's are added to information U so that a parity check matrix is multiplied by the P's to obtain 0 as shown in FIG. 8.

【0113】

A matrix used here is not an exact H that is used in a decoder. Matrix H' can be used, in which columns are permutated for easier coding.

20 【0114】

In this case, codes are transmitted via interleave 803 so that the codes are in the order in the decoder.

【0115】

25 FIG. 9 shows specific examples of a parity check matrix in FIG. 3. FIG. 9 shows examples where $J=2$, $K=3$, and parity check matrix component 901 is $Q(j, k)$ (size $E=2$).

【0116】

In 901, $Q(2,1)$ corresponds to the lower left submatrix of 2×2 and $Q(1,3)$ corresponds to the upper right submatrix of 2×2 , for example. This is the same for parity check matrix component 902, $P(j, k)$ (size $D=3$). Parity check matrix 903 is a parity check matrix whose submatrix is a permutation represented by a Kronecker product of $Q(j, k)$ of 901 and $P(j, k)$ of 902.

【0117】

Now, an example of the decoder shown in FIG. 1 will be described on the basis of a parity check matrix in FIG. 9.

【0118】

FIG. 10(a) shows an exemplary configuration of memory means 101, indicating which number of data of codeword bit is held in each entry of $M(k, d)$. For example, $M(1,1)$ indicates data corresponding to the first and the fourth codeword bit is held, while $M(2,1)$ indicates data corresponding to the seventh and the tenth codeword bit is held. Usually, $M(k, d)$ holds data corresponding to E codeword bits at intervals of D . FIG. 10(b) shows a structure of an entry of $M(k, d)$.

【0119】

Referring to the graphs of a parity check matrix in FIG. 9, the number of edges of variable node is two. The graph consists of two messages, $c(1)$ and $c(2)$, and a received value.

【0120】

Flows of the processes of FIGS. 5 and 6 will be described in conjunction with the parity check matrix of FIG. 9.

【0121】

5 First, $j=1$ is set at step 401, and $AG(1)$, $AG(2)$, $AG(3)$, $SN(1)$, $SN(2)$, $SN(3)$ are set on the basis of $Q(1,1)$, $Q(1,2)$, $Q(1,3)$, $P(1,1)$, $P(1,2)$, $P(1,3)$, respectively.

【0122】

Next, $e=1$ is set at step 501, and each of $AG(1)$, $AG(2)$,
10 and $AG(3)$ generates an address.

【0123】

$Q(j, k)$ of 901 in FIG. 9 consists of two types of permutations, and generates an address such as expression [expression 4] for $(j, k)=(1, 1)$, $(1, 3)$, $(2, 2)$.

15 [expression 4] $Q(j, k)[1] = 1$, $Q(j, k)[2] = 2$

It also generates an address such as expression [expression 5] for $(j, k) = (1, 2)$, $(2, 1)$, $(2, 3)$.

[expression 5] $Q(j, k)[1] = 2$, $Q(j, k)[2] = 1$

Thus, addresses generated in $AG(1)$, $AG(2)$, $AG(3)$ when $j=1$,
20 $e=1$ are found to be 1, 2, 1 from [expression 4] and [expression 5], respectively. An index of codeword bits for the addresses is 1, 2, 3, 10, 11, 12, 13, 14, 15 in order from FIG. 10. It should be noted that this index corresponds to the column numbers of the first three rows each of whose element is 1 in the
25 matrix of 903 in FIG. 9, as a matter of course.

【0124】

It is assumed that a message of FIG. 11 corresponding

to the m 'th codeword bit and a received value are represented as $c(m,1)$, $c(m,2)$, $r(m)$. The messages $v(k, d)$ generated on the basis of [expression 1] in $VN(k, d)$ are as follows:

[expression 6]

- 5 $VN(1,1): v(1, 1) \leftarrow r(1) + c(1,2)$
 $VN(1,2): v(1, 2) \leftarrow r(2) + c(2,2)$
 $VN(1,3): v(1, 3) \leftarrow r(3) + c(3,2)$
 $VN(2,1): v(2, 1) \leftarrow r(10) + c(10,2)$
 $VN(2,2): v(2, 2) \leftarrow r(11) + c(11,2)$
10 $VN(2,3): v(2, 3) \leftarrow r(12) + c(12,2)$
 $VN(3,1): v(3, 1) \leftarrow r(13) + c(13,2)$
 $VN(3,2): v(3, 2) \leftarrow r(14) + c(14,2)$
 $VN(3,3): v(3, 3) \leftarrow r(15) + c(15,2)$

Shuffle network means $SN(1)$, $SN(2)$, $SN(3)$ are based on
15 permutation matrix, $P(1,1)$, $P(1,2)$, $P(1,3)$ of 902. Thus,
inputs into check node function means $CN(1)$, $CN(2)$, and $CN(3)$
are as follows:

$CN(1): v(1,3), v(2,1), v(3,2)$

$CN(2): v(1,2), v(2,2), v(3,3)$

20 $CN(3): v(1,1), v(2,3), v(3,1)$

$CN(1)$, $CN(2)$, and $CN(3)$ generate messages on the basis of
[expression 2].

[0125]

From [expression 6], messages generated here are as
25 follows:

[expression 7]

$CN(1): c(3,1), c(10,1), c(14,1)$

CN(2): c(2,1), c(11,1), c(15,1)

CN(3): c(1,1), c(12,1), c(13,1)

The messages generated are sent via SN(1), SN(2), and SN(3) to update M(k, d).

5 **【0126】**

 In the next step of j=1, e=2, following a branch of step 508, AG(k) and SN(k) process a message for a codeword bit whose address in M(k, d) corresponds to Q(j, k)[2] without any change. [expression 6] and [expression 7] are as follows:

10 **【0127】**

 VN(1,1): v(1, 1) \leftarrow r(1) + c(4,2)

 VN(1,2): v(1, 2) \leftarrow r(2) + c(5,2)

 VN(1,3): v(1, 3) \leftarrow r(3) + c(6,2)

 VN(2,1): v(2, 1) \leftarrow r(10) + c(7,2)

15 VN(2,2): v(2, 2) \leftarrow r(11) + c(8,2)

 VN(2,3): v(2, 3) \leftarrow r(12) + c(9,2)

 VN(3,1): v(3, 1) \leftarrow r(13) + c(16,2)

 VN(3,2): v(3, 2) \leftarrow r(14) + c(17,2)

 VN(3,3): v(3, 3) \leftarrow r(15) + c(18,2)

20

 CN(1): c(6,1), c(7,1), c(17,1)

 CN(2): c(5,1), c(8,1), c(18,1)

 CN(3): c(4,1), c(9,1), c(16,1)

 In the next step of j=2, e=1, the operation returns from a
25 branch of step 405 to step 402, where AG(1), AG(2), AG(3),
 SN(1), SN(2), SN(3) are set to Q(2,1), Q(2,2), Q(2,3), P(2,1),
 P(2,2), P(2,3), respectively. [expression 6] and

[expression 7] are as follows:

【0128】

VN(1,1): $v(1, 1) \leftarrow r(4) + c(4,1)$
VN(1,2): $v(1, 2) \leftarrow r(5) + c(5,1)$
5 VN(1,3): $v(1, 3) \leftarrow r(6) + c(6,1)$
VN(2,1): $v(2, 1) \leftarrow r(7) + c(7,1)$
VN(2,2): $v(2, 2) \leftarrow r(8) + c(8,1)$
VN(2,3): $v(2, 3) \leftarrow r(9) + c(9,1)$
VN(3,1): $v(3, 1) \leftarrow r(16) + c(16,1)$
10 VN(3,2): $v(3, 2) \leftarrow r(17) + c(17,1)$
VN(3,3): $v(3, 3) \leftarrow r(18) + c(18,1)$

CN(1): $c(6,2), c(8,2), c(16,2)$
CN(2): $c(4,2), c(9,2), c(18,2)$
15 CN(3): $c(5,2), c(7,2), c(17,2)$

$j=2, e=2$ are processed in the same manner and the 1 iteration process finishes.

【0129】

Variations on components shown in FIG. 1 will be
20 described below. When a variable node has a high order, r and the sum of messages may be held in place of r in each entry of memory means as shown in FIG. 11. In FIG. 11, [expression 1] is processed by a single subtraction. That can reduce computational complexity for a high order of
25 variable node.

【0130】

For address generation means 102, device complexity

can be reduced by generating an address by a simple circuit.
The simplest permutation is a cyclic permutation, which can
be provided by cyclically using a counter. A different
permutation can be represented by changing the initial value
5 of the counter. Decoding is available for a code with a
different code length by changing a cycle of the counter.

【0131】

When address generation means is made up by cyclic
permutations, coding performance can be improved by shuffle
10 network means 105 to use more complex permutations than it.
As a method that is easy to be implemented as a circuit, there
is a method using multiply and divide of Galois field and
exponent/logarithm calculation.

【0132】

15 Check node function means 105 is relatively easy to
be implemented when it uses the min-sum algorithm as MP
decoding. In this case, decoding performance is lower than
that of sum-product algorithm, whose decoding performance
is the best. In order to deal with this problem, such a feature
20 can be improved by multiplying a message generated at a check
node by a positive number less than 1.

【0133】

In the second embodiment of FIG. 6, check node function
means 605 obtains one input at each step. When the min-sum
25 algorithm of [expression 2] is used, check node function means
can be easily implemented as shown in FIG. 12. A message
from variable node function means is divided into an absolute

value part and a positive/negative sign part in dividing means 1200. An absolute value part obtains the minimum two values by using comparator 1201 and 1204. Register 1202 holds the minimum absolute value and register 1205 holds the second
5 minimum absolute value. Register 1203 holds an index, which is the minimum absolute value. A positive/negative sign part is held in register 1206 and overall exclusive OR is also held in register 1207. With such rich information, an output of [expression 2] can be easily generated for each edge.

10 **【0134】**

The embodiment has been described for a regular LDPC code, in which the numbers of 1 in a row and a column are regular as in the parity check matrix in FIG. 3. The present invention can also be applied to decoding an irregular LDPC
15 code. An irregular LDPC code can be made up by replacing some blocks with a zero matrix in $(P(j, k))$, $(Q(j, k))$ in FIG. 4.

【0135】

In this case, the decoder shown in FIGS. 1 and 6 can
20 be applied. The decoder in FIG. 1 can be dealt with by always setting the part where a zero matrix falls as having high probability of zero. In a decoder in FIG. 6, the part where a zero matrix falls can be merely skipped.

【0136】

25 FIG. 13 is an example of an irregular parity check matrix that provides a well coding feature, in which some of the permutation matrices of matrices in FIG. 4, where $J=5$, $K=10$,

are replaced with zero matrices (P is a permutation matrix, and 0 is a zero matrix). The present invention operates as a decoder for a code having parity check matrices, an arrangement of such permutation matrices. Therefore, the
5 present invention can easily give an optimal construction of an irregular parity check matrix under the condition of given J and K.

【0137】

All or some of address generation means 102, variable
10 node function means 103, check node function means 104, and shuffle network means 105 in the above mentioned first and second embodiments may be replaced with a CPU or a MPU operated with a program.

【0138】

15 **【EFFECT OF THE INVENTION】**

The first advantage of the present invention is that the invention can reduce the scale of a device without lowering coding performance by providing address generation means 102 and shuffle network means 105 as a plurality of permutations
20 and associating address generation means with a plurality of memory means.

【0139】

The present invention can maintain coding performance because the present invention changes permutations in address
25 generation means 102 and shuffle network means 105 in the same cycle so that it can deal with decoding on a LDPC code with a parity check matrix shown in FIG. 3, which forms a

high performance code.

【0140】

The second advantage of the present invention is that the invention can provide a flexible configuration of a device, in which a tradeoff between the parallel degree and the size of a device can be adjusted. This is because each shuffle network of shuffle network means 105 is locally connected with some of variable node function means 103 so that a circuit performance can be easily scheduled even if the device is implemented in doubled scale with any parallel degree.

【BRIEF DESCRIPTION OF THE DRAWINGS】

【FIG.1】

FIG. 1 is a block diagram showing a configuration of a first embodiment of the present invention.

15 【FIG.2】

FIG. 2 is a flow chart describing operations of the first embodiment.

【FIG.3】

FIG. 3 shows a construction of a parity check matrix for a LDPC code applied to the first embodiment.

【FIG.4】

FIG. 4 is a flow chart describing operations of the first embodiment for the parity check matrix in FIG. 3.

【FIG.5】

25 FIG. 5 is a flow chart describing operations of the first embodiment for the parity check matrix in FIG. 3.

【FIG.6】

FIG. 6 is a block diagram showing a configuration of a second embodiment of the present invention.

【FIG.7】

FIG. 7 is a flow chart describing operations of the
5 second embodiment.

【FIG.8】

FIG. 8 is a block diagram of coding equipment corresponding to the decoding device according to the present invention.

10 **【FIG.9】**

FIG. 9 is a diagram showing an exemplary parity check matrix for a LDPC code applied to the first embodiment.

【FIG.10】

FIG. 10 is a diagram showing an exemplary configuration
15 of memory means in the first embodiment.

【FIG.11】

FIG. 11 is a diagram showing an exemplary configuration of memory means in the first embodiment.

【FIG.12】

20 FIG. 12 is a diagram showing an exemplary configuration of check node function means in the second embodiment.

【FIG.13】

FIG. 13 is a diagram showing an exemplary parity check matrix for an irregular LDPC code, to which the present
25 invention is applied.

【FIG.14】

FIG. 14 is a diagram showing an example of a parity

check matrix and a Tanner graph for a LDPC code.

【FIG.15】

FIG. 15 is a diagram showing a conventional decoding device.

5 **【DESCRIPTION OF REFERENCE NUMERALS】**

101, 601, 1501	MEMORY MEANS
102, 602, 1502	ADDRESS GENERATION MEANS
103, 603, 1503	VARIABLE NODE FUNCTION MEANS
104, 605, 1504	CHECK NODE FUNCTION MEANS
10 105, 604, 1505	SHUFFLE NETWORK MEANS

【NAME OF DOCUMENT】 ABSTRACT

【ABSTRACT】


【PROBLEM】 To provide a parallel decoder, which is simpler and more flexible than conventional devices, in decoding
5 device for a LDPC code.

【MEANS FOR SOLVING THE PROBLEM】 The present invention includes a plurality of memory means for storing a received value and a message generated during the decoding, a plurality of variable node function means, a plurality of check node
10 function means, a plurality of address generation means for generating an address of each of memory means, and a plurality of shuffle network means for determining a connection between variable node function means and check node function means. An address generation means generates an address on the basis
15 of a plurality of permutations. Each shuffle network means is connected to some of the variable node function means. This connection is determined on the basis of a plurality of permutations. A change of the permutations in the address generation means and a change of the permutations in the
20 shuffle network means are performed in the same cycle in a decoding process.


【SELECTED DRAWING】 FIG.1



【NAME OF DOCUMENT】 DRAWING
【FIG. 1】




【FIG. 2】




【FIG. 3】

$$H = \begin{pmatrix} R(1,1) & \cdots & R(1,K) \\ \cdots & \cdots & \cdots \\ R(J,1) & \cdots & R(J,K) \end{pmatrix} \quad 301$$
$$R(j,k) = Q(j,k) \otimes P(j,k) \quad 302$$


【FIG. 4】




【FIG. 5】




【FIG. 6】



【FIG. 7】



【FIG. 8】




【FIG. 9】

$$\begin{aligned}
 (Q(j, k)) &= \begin{pmatrix} 10 & 01 & 110 \\ 01 & 110 & 01 \\ 01 & 110 & 01 \\ 10 & 01 & 110 \end{pmatrix} \quad 901 \\
 (P(j, k)) &= \begin{pmatrix} 001 & 1100 & 010 \\ 010 & 010 & 001 \\ 100 & 001 & 100 \\ 001 & 010 & 100 \\ 100 & 001 & 001 \\ 010 & 100 & 010 \end{pmatrix} \quad 902 \\
 H = (R(j, k)) &= (Q(j, k) \otimes P(j, k)) = \begin{pmatrix} 001000 & 000100 & 010000 \\ 010000 & 000010 & 001000 \\ 100000 & 000001 & 100000 \\ 000001 & 100000 & 000010 \\ 000010 & 010000 & 000001 \\ 000100 & 001000 & 001000 \\ 000001 & 010000 & 000100 \\ 000100 & 001000 & 000001 \\ 000010 & 100000 & 000100 \\ 001000 & 000010 & 100000 \\ 100000 & 000001 & 001000 \\ 010000 & 000100 & 010000 \end{pmatrix} \quad 903
 \end{aligned}$$


【FIG.10】

(b)


(a)



【FIG.11】



【FIG.12】



【FIG.13】

$$\begin{pmatrix} P & P & 0 & 0 & 0 & 0 & P & P & P & P \\ P & P & P & P & P & 0 & 0 & 0 & 0 & P \\ P & P & P & P & 0 & P & 0 & 0 & P & 0 \\ P & P & P & 0 & P & P & 0 & P & 0 & 0 \\ P & P & 0 & P & P & P & P & 0 & 0 & 0 \end{pmatrix}$$


【FIG.14】

(a)

$$H = \begin{matrix} & \begin{matrix} 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 \end{matrix} \\ \begin{pmatrix} 1 & 0 & 0 & 1 & 0 & 1 & 1 & 1 \\ 0 & 1 & 1 & 1 & 0 & 1 & 0 & 1 \\ 1 & 1 & 0 & 1 & 1 & 1 & 0 & 0 \\ 1 & 0 & 1 & 0 & 1 & 0 & 1 & 1 \end{pmatrix} & \begin{matrix} 1 \\ 2 \\ 3 \\ 4 \end{matrix} \end{matrix}$$

PARITY CHECK MATRIX H

(b)



TANNER GRAPH G

【FIG. 15】

